AMD Opteron memory bandwidth (was Re: CPUs for a Beowulf)

Joachim Worringen joachim at
Wed Sep 10 03:39:26 EDT 2003

Donald Becker:
> > 2) AMD's cache coherence protocol is snoopy, which doesn't scale.
> That's a point often missed: in order to implement a HT switch for a SMP
> system, you need to implement something like a cache directory.

Yes, but only if you really want SMP characteristics (sequential consistency). 
This is not mandatory for a HPC system if you can live with some kind of 
message passing programming model (MPI).


Joachim Worringen - NEC C&C research lab St.Augustin
fon +49-2241-9252.20 - fax .99 -

Beowulf mailing list, Beowulf at
To change your subscription (digest mode or unsubscribe) visit

More information about the Beowulf mailing list