Haakon,<br>And thanks for correcting me. I had been surprised your question went unanswered so long as it did; I should always be suspicious that means I had superficially misconstrued the question.<br>Peter<br><br><div class="gmail_quote">
On Mon, Dec 21, 2009 at 4:05 AM, Håkon Bugge <span dir="ltr"><<a href="mailto:h-bugge@online.no">h-bugge@online.no</a>></span> wrote:<br><blockquote class="gmail_quote" style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;">
<div style="word-wrap: break-word;">Peter,<div><br></div><div><div class="im"><div>On Dec 19, 2009, at 22:20 , Peter St. John wrote:</div></div><div><div class="im"><br><blockquote type="cite">Haakon,<br>What I saw (in a recent Slashdot, which I ought to be able to find) was the idea that an Intel compiler disables it's own highest levels of optimizations if it detects that the host processor is not Intel. The complaint is based on that I believe. <br>
<br>FWIW, I imagine that if an automobile engine detected poor octane in the fuel, it might throttle down the maximum speed of the car; but if it did so after detecting a competitor's brand of gasoline, it could be considered anti-competitive. But of course IMNAL or however we announce we ain't lawyers so CGS (cum grano salis).<br>
Peter<br></blockquote><br></div>Intel's compiler generates code that will not run on AMD CPUs (i.e. non GenuineIntel) if an instruction-set higher than SSE2 is selected. This issue is covered by the referenced complaints elsewhere. I know this issue pretty well, as I wrote a piece of software used by Scali/Platform MPI which reverted the Intel compiler's check for GenuineIntel, which transparently allowed MPI programs to run on AMD CPUs with SSE3/SSSE3 instruction set enabled.<div>
<br></div><div>Claim 20 in the complaints is not related to this, but _interoperability_ between GPUs and Intel CPUs. That is what I tried to get a better understanding of. I have received insightful comments around this issue off-list.</div>
<div><br></div><div><br></div><div>Thanks anyway, Håkon</div><div class="im"><div><br></div><div></div><blockquote type="cite"><div class="gmail_quote">On Thu, Dec 17, 2009 at 3:33 AM, Håkon Bugge <span dir="ltr"><<a href="mailto:h-bugge@online.no" target="_blank">h-bugge@online.no</a>></span> wrote:<br>
<blockquote class="gmail_quote" style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;"> In <a href="http://www.ftc.gov/os/adjpro/d9341/091216intelcmpt.pdf" target="_blank">http://www.ftc.gov/os/adjpro/d9341/091216intelcmpt.pdf</a>, there are allegations against Intel, such as "20. Intel’s efforts to deny interoperability between competitors’ (e.g., Nvidia, AMD, and Via)<br>
GPUs and Intel’s newest CPUs".<br> <br> I was unaware of this. Anyone know what kind of interoperability we are talking about here?<br> <br> <br> Håkon<br> <br> <br> _______________________________________________<br>
Beowulf mailing list, <a href="mailto:Beowulf@beowulf.org" target="_blank">Beowulf@beowulf.org</a> sponsored by Penguin Computing<br> To change your subscription (digest mode or unsubscribe) visit <a href="http://www.beowulf.org/mailman/listinfo/beowulf" target="_blank">http://www.beowulf.org/mailman/listinfo/beowulf</a><br>
</blockquote></div><br></blockquote></div></div><br><div> <span style="border-collapse: separate; color: rgb(0, 0, 0); font-family: Helvetica; font-size: 12px; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; text-indent: 0px; text-transform: none; white-space: normal; word-spacing: 0px;"><div style="word-wrap: break-word;">
<div>Mvh., </div><div class="im"><div><br></div><div>Håkon Bugge</div><div><a href="mailto:h-bugge@online.no" target="_blank">h-bugge@online.no</a></div></div><div>+47 924 84 514</div><div><br></div></div></span><br> </div>
<br></div></div></blockquote></div><br>