<div dir="ltr">hows does one get on the band wagon to test out these newer processors from intel?<br><br><div class="gmail_quote">On Wed, Oct 15, 2008 at 4:19 AM, Bill Broadley <span dir="ltr"><<a href="mailto:bill@cse.ucdavis.edu">bill@cse.ucdavis.edu</a>></span> wrote:<br>
<blockquote class="gmail_quote" style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;"><div class="Ih2E3d">Ellis Wilson wrote:<br>
<blockquote class="gmail_quote" style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;">
Joe Landman wrote:<br>
<blockquote class="gmail_quote" style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;">
Kilian CAVALOTTI wrote:<br>
<blockquote class="gmail_quote" style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;">
Do you, by any chance, have any substantial performance figure to make us drool? :)<br>
</blockquote>
Intel has asked that no benchmarks be published by people with units.<br>
</blockquote>
<br>
One wonders why they distributed them in the first place if they didn't intend to excite people about their performance prior to releasing them.<br>
</blockquote>
<br></div>
Heh, well they want to excited people... important people... who in exchange sign NDAs. Not to mention providing feedback on performance, stability, bios compatibility, operating system, drivers, compilers, applications etc that intel couldn't hope to replicate all the variations of in the lab.<div class="Ih2E3d">
<br>
<br>
<blockquote class="gmail_quote" style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;">
With processors I don't think it's for "debugging" or stability checks since that should be well simulated (owing to the high cost of CPU molds costs millions itself).<br>
</blockquote>
<br></div>
It's hard to predict when a show stopper will show. Nvidia, AMD, and Intel (and likely most everyone) has had learned hard lessons in this area. Indeed companies do spend big $$$ trying to make sure that each silicon revision is bug free... hardly a guarantee though.<br>
<br>
In any case if you google around there's a fair bit of performance information on nehalem chips. Stream performance has been mentioned, unlabeled charts with relative performance on Spec CPU among other benchmarks, and preproduction benchmarks on a variety of things. Public info and fuzzy IDF slides seem to conclude:<br>
* 2.6, 3.0, and 3.2 clock bins or so<br>
* slightly 5-25% higher IPC (per thread) on many workloads<br>
* Dramatically better memory system<br>
* 4 cores/8 threads first, more variations later.<br>
* 3 memory systems per socket.<br>
* On chip memory controller<br>
* lower memory latency than current intels or opterons.<br>
* slightly HIGHER power use per socket than current intel.<br>
<br>
So nothing really earth shattering for the single socket market, but very healthy competition (unlike the current CPUs) in the 2-4 socket market.<br>
<br>
Of course that leaves tons of interesting questions, pressure your favorite vendor if you can't wait. Although there is some info at:<br>
<a href="http://en.wikipedia.org/wiki/Intel_Nehalem" target="_blank">http://en.wikipedia.org/wiki/Intel_Nehalem</a><br>
<a href="http://www.intel.com/technology/architecture-silicon/next-gen/index.htm" target="_blank">http://www.intel.com/technology/architecture-silicon/next-gen/index.htm</a><br>
<a href="http://www.anandtech.com/cpuchipsets/intel/showdoc.aspx?i=3326" target="_blank">http://www.anandtech.com/cpuchipsets/intel/showdoc.aspx?i=3326</a><br>
<br>
Personally I'm most interested in when hyperthreading helps (hopefully it's a better implementation of SMT than the P4 had) and exactly how the memory system works. Things like how fast does 1,2,4,8,16 threads fetch a random cache line? Sequential? From L1, L2, L3, and main memory. Things like:<br>
<a href="http://cse.ucdavis.edu/%7Ebill/numa3-smooth.png" target="_blank">http://cse.ucdavis.edu/~bill/numa3-smooth.png</a><br>
<br>
Current rumors claim the desktop chip (core i7) is due in week 46, but recent news claims week 47 around Nov 17th. No idea when the workstation/server version will be out, at least is should give a good idea where the server version should be performance wise.<div>
<div></div><div class="Wj3C7c"><br>
_______________________________________________<br>
Beowulf mailing list, <a href="mailto:Beowulf@beowulf.org" target="_blank">Beowulf@beowulf.org</a><br>
To change your subscription (digest mode or unsubscribe) visit <a href="http://www.beowulf.org/mailman/listinfo/beowulf" target="_blank">http://www.beowulf.org/mailman/listinfo/beowulf</a><br>
</div></div></blockquote></div><br><br clear="all"><br>-- <br>Jonathan Aquilina<br>
</div>