FYI: superlinear speedups in GROMACS (fwd)
wsb at paralleldata.com
Fri Mar 8 20:13:35 EST 2002
Eugene Leitl wrote:
> On Fri, 8 Mar 2002, Dominic Wu wrote:
> > Would not a single CPU with a larger L2 cache solve the problem better then?
> Caches are very expensive due to chip yield reasons (bad die yield goes up
> exponentially with die size). In fact, it would make sense to drop cache
> from dies, and go for embedded memory instead, which also removes lots of
> other overhead, such as branch prediction and pipelining, plus allows to
> go to very broad on-die buses and hence naturally foster VLIW and SIMD.
That statement makes me curious. Do you mean embedded memory
on chip or what? If it's on chip, how is it any better than cache?
If not on chip, elaborate please on what you're describing.
I'd like to see a P4 with a GB or so of memory all on the chip.
Would make an interesting node for what I do.
Beowulf mailing list, Beowulf at beowulf.org
To change your subscription (digest mode or unsubscribe) visit http://www.beowulf.org/mailman/listinfo/beowulf
More information about the Beowulf